CS timing violation

time interval between CS assert and the first clock edge is 750ns (half a clock cycle for a 800kHz clock). this interval must be >2500ns as per chip specs.